







COMPUERTAS DIGITALES


OR





A	B	S
0	0	0
0	1	1
1	0	1
1	1	1





AND





A	B	S
0	0	0
0	1	0
1	0	0
1	1	1




NOT






A	S
0	1
1	0





Conexiones de la Compuerta con el DIP SWITCH






NOR





A	B	S
0	0	1
0	1	0
1	0	0
1	1	0






NAND





A	B	S
0	0	1
0	1	1
1	0	1
1	1	0





YES





A	S
0	0
1	1




XOR





A	B	S
0	0	0
0	1	1
1	0	1
1	1	0





XNOR



A	B	S
1	1	1
1	0	0
0	1	0
0	0	1









OR



AND




NOT




XOR




NOR



NAND


































YES



XNOR




















Función	Ecuación lógica	Símbolos			Tabla de verdad	Cronograma															
		Norma MIL	Norma IEC	Circuito físico con contactos																	
OR	$S = A + B$				<table border="1" data-bbox="1681 235 1821 371"> <tr><td>A</td><td>B</td><td>S</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	A	B	S	0	0	0	0	1	1	1	0	1	1	1	1	
A	B	S																			
0	0	0																			
0	1	1																			
1	0	1																			
1	1	1																			
AND	$S = A \cdot B$				<table border="1" data-bbox="1681 392 1821 528"> <tr><td>A</td><td>B</td><td>S</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table>	A	B	S	0	0	0	0	1	0	1	0	0	1	1	1	
A	B	S																			
0	0	0																			
0	1	0																			
1	0	0																			
1	1	1																			
NOT	$S = \bar{A}$	 inversor			<table border="1" data-bbox="1681 542 1821 678"> <tr><td>A</td><td>S</td></tr> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </table>	A	S	0	1	1	0										
A	S																				
0	1																				
1	0																				
NOR (OR+NOT)	$S = \overline{A + B}$ $S = \bar{A} \cdot \bar{B}$				<table border="1" data-bbox="1681 706 1821 842"> <tr><td>A</td><td>B</td><td>S</td></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	A	B	S	0	0	1	0	1	0	1	0	0	1	1	0	
A	B	S																			
0	0	1																			
0	1	0																			
1	0	0																			
1	1	0																			
NAND (AND+NOT)	$S = \overline{A \cdot B}$ $S = \bar{A} + \bar{B}$				<table border="1" data-bbox="1681 856 1821 992"> <tr><td>A</td><td>B</td><td>S</td></tr> <tr><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	A	B	S	0	0	1	0	1	1	1	0	1	1	1	0	
A	B	S																			
0	0	1																			
0	1	1																			
1	0	1																			
1	1	0																			
EXOR	$S = A \oplus B = A\bar{B} + \bar{A}B$				<table border="1" data-bbox="1681 1021 1821 1156"> <tr><td>A</td><td>B</td><td>S</td></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td></tr> </table>	A	B	S	0	0	0	0	1	1	1	0	1	1	1	0	
A	B	S																			
0	0	0																			
0	1	1																			
1	0	1																			
1	1	0																			
EXCI TADOR	$S = A$				<table border="1" data-bbox="1681 1185 1821 1292"> <tr><td>A</td><td>S</td></tr> <tr><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td></tr> </table>	A	S	0	0	1	1										
A	S																				
0	0																				
1	1																				


sistema ANSI

“Militar”























	Puerta AND		Puerta triestado
	Puerta NAND		Realiza funciones de AND y NAND
	Puerta OR		Realiza funciones de OR y NOR
	Puerta NOR		Puerta Y exclusiva
	Puerta O exclusiva		Inversor
	Diferencial		Buffer
	Buffer triestado		Driver
	Buffer negado		

Sistema IEC

International Electrotechnical Comisión




Puertas logicas


	Puerta AND		Puerta AND
	Puerta NAND		Puerta NAND
	Puerta OR		Puerta OR
	Puerta NOR		Puerta NOR
	Puerta O exclusiva		Puerta O exclusiva
	Puerta Y exclusiva		Puerta triestado
	Realiza funciones AND y NAND		Realiza funciones OR y NOR
	Inversor		Inversor
	Diferencial		Inversor schmitt
	Buffer		Buffer triestado
	Buffer negado		Driver

sistema NEMA


National Electrical Manufacturers Association




AND




NAND




OR



NOR



NOT



XOR

sistema ANSI

El **Instituto Nacional Estadounidense de Estándares** (ANSI, por sus siglas en inglés: American National Standards Institute) es una organización sin ánimo de lucro que supervisa el desarrollo de estándares para productos, servicios, procesos y sistemas en los Estados Unidos. ANSI es miembro de la Organización Internacional para la Estandarización (ISO) y de la Comisión Electrotécnica Internacional (International Electrotechnical Commission, IEC).

La organización también coordina estándares del país estadounidense con estándares internacionales, de tal modo que los productos de dicho país puedan usarse en todo el mundo. Por ejemplo, los estándares aseguran que la fabricación de objetos cotidianos, como pueden ser las cámaras fotográficas, se realice de tal forma que dichos objetos puedan usar complementos fabricados en cualquier parte del mundo por empresas ajenas al fabricante original.


sistema NEMA

En Estados Unidos, la mayor institución nacional en estándares eléctricos es la National Electrical Manufacturers Association (NEMA), cuyo objetivo principal es facilitar la cooperación entre fabricantes y usuarios de equipos eléctricos. Todos los grandes fabricantes de equipos eléctricos en EE.UU. son miembros de esta asociación.

7400	4 puertas NAND de 2 entradas, salida Totem Pole
7401	4 puertas NAND de 2 entradas, salida colector abierto
7402	4 puertas NOR de 2 entradas, salida Totem Pole
7403	4puertas NAND de 2 entradas, salida colector Abierto
7404	6 puertas inversoras, salida Totem-pole
7405	6 puertas inversoras, salida Colector Abierto
7406	6 puertas inversoras, Buffer
7407	6 puertas no inversoras, Buffer colector abierto
7408	4 puertas AND de 2 entradas, salida Totem Pole
7409	4 puertas AND de 2 entradas, salida colector abierto
7410	3 puertas NAND de 3 entradas Salida Totem Pole
7411	3 puertas AND de 3 entradas, salida Totem Pole
7412	3 puertas NAND de 3 entradas, salida Colector Abierto
7414	6 puertas inversoras, Histéresis (trigger Schmitt)
7420	2 puertas NAND de 4 entradas, salida Totem Pole
7421	2 puertas AND de 4 entradas, salida Totem-Pole
7427	3 puertas NOR de 3 entradas, salida Totem Pole
7430	1 puerta NAND de 8 entradas, salida Totem Pole

7432	4 puertas OR de 2 entradas, salida Totem Pole
7433	4 puertas NAND de 2entradas
7437	4 puertas NAND de 2 entradas Buffer
7438	4 puertas NAND de 2 entradas Buffer, salidas Colector Abierto
7442	Decodificador de BCD a decimal
7447	Decodificador –excitador de display de7 segmentos
7448	Decodificador –excitador de display de7 segmentos, salida a nivel alto
7451	Doble conjunto de tres puertas AND de 2 entradas y una puerta NOR de 3 entradas
7473	Doble biestable J-K
7475	Cuádruple Latch D con salidas directas y negadas (16 pin)
7477	Cuádruple Latch D
7482	Sumador completo de dos números de 2 bits
7483	Sumador completo de dos números de 4 bits
7485	Comparador de2 números de 4 bits
7486	4 puertas XOR de 2 entradas salida Totem Pole
7490	Contador asíncrono de décadas
7491	Registros De Desplazamiento. Entrada Serie – Salida Serie. 8 bits
7492	Contador asíncrono divisor por 12
7493	Contador binario de 4 bits
7495	Registro Paralelo -Serie, desplazamiento bidireccional con dos señales de reloj.

- 74107 Doble biestable J-K activo flanco de bajada con Clear (14 pins)
- 74109 Doble biestable J-/K activo con flanco descendente y con Preset
- 74112 Doble biestable J-K activo con flanco descendente y con Preset y Clear
- 74113 Doble biestable J-K activo con flanco descendente y con Preset
- 74114 Doble biestable J-K activo con flanco descendente con Preset y clear y reloj común. (14 pins)
- 74121 Monoestable con Disparo con Trigger Schmitt. No redisparable
- 74122 Monoestable Redisparable
- 74123 Doble monoestable redisparable
- 74132 4 puertas NAND de 2 entradas Histéresis (Trigger Schmitt)
- 74133 1 puerta NAND con 13 entradas
- 74136 4 puertas XOR de 2 entradas salida colector Abierto
- 74137 Decodificador de 3 a 8 con latch de direcciones
- 74138 Decodificador de 3 a 8
- 74139 Doble decodificador de 2 a 4
- 74147 Codificador de prioridad de 9 a 4 líneas
- 74259 Latch direccionable de 8 bits (1 bits de entrada y 8 bits de salida)
- 74273 Ocho biestables D con Clear
- 74279 Cuádruple latch R-S
- 74298 Cuádruple multiplexor de 2 entradas, salida con registro.
- 74299 Registro 8 bits Universal con salida triestado



74348	Codificador con prioridad de 8 a 3, salida triestado
74352	Doble multiplexor de 4 entradas, salida negadas totem-pole
74353	Doble multiplexor de 4 entradas, salida negadas Colector abierto
74373	Ocho latch con salida triestado
74390	Doble contador de décadas
74393	Doble contador binario de 4 bits
74594	Registro 8 bits Serie- Paralelo con salidas latch
74595	Registro 8 bits Serie- Paralelo con salidas registradas
74596	Registro 8 bits Serie- Paralelo con salidas registradas y colector abierto.
74597	Registro 8 bits Paralelo- Serie con latch de entrada
74673	Registro 8 bits Serie- Paralelo con registros de almacenamiento
74810	4 puertas NOT-XOR de 2 entradas salida Totem Pole
74811	4 puertas NOT-XOR de 2 entradas salida colector Abierto
74850	Multiplexor de 16 entradas, salida triestado
74866	Comparador de 8 bits

Actividad Complementaria

De acuerdo a los valores de entrada, completar en cada cuadro que valor se obtiene

